21 Level Asymmetric Inverter without Inversion Circuit with Reduced Switch Count

Keywords: Power electronics, Asymmetric inverter, reduced switch component, modes of operation

Abstract

This paper gives a new design for asymmetrical Multi-Level Inverter without H-bridge and with reduced number of switch components. The proposed model produces 21 levels with only 10 switches and 3 unequal voltages to obtain a maximum voltage output. The modes of operation of the proposed circuit are discussed in detail in this paper and there by framing the switching sequence for the proposed circuit. Simulation of the proposed inverter is done for loads like Resistive and Reactive. From the simulation results, inverter performance is analyzed in terms of THD.

Downloads

Download data is not yet available.

Author Biographies

P. Vikash, ANNA UNIVERSITY

Electrical & Electronics Engineering Department as a Student in CEG campus

L. Vijayaraja, Sri Sairam Institute of Technology, West Tambaram, Chennai, Tamilnadu, India

Electrical & Electronics Engineering Department

S.Ganesh Kumar, Anna University

Electrical & Electronics Engineering Department, CEG campus

References

K. K. Gupta, A. Ranjan, P. Bhatnagar, L. K. Sahu, and S. Jain,

‘‘Multilevel inverter topologies with reduced device count: A

review,’’ IEEE Trans. Power Electron., vol. 31, no. 1, pp. 135–151,

Jan. 2016.

G. K. Srinivasan, M. Rivera, V. Loganathan, D. Ravikumar, and B.

Mohan, “Trends and Challenges in Multi-Level Inverter with

Reduced Switches,” Electronics, vol. 10, no. 4, p. 368, Feb. 2021.

L. Vijayaraja, S. G. Kumar and M. Rivera, "A New Topology of

Multilevel Inverter with Reduced Part Count," 2018 IEEE

International Conference on Automation/XXIII Congress of the

Chilean Association of Automatic Control (ICA-ACCA), 2018, pp.

-5, doi: 10.1109/ICA-ACCA.2018.8609742.

Z. E. Abdulhamed, A. H. Esuri and N. A. Abodhir, "New Topology

Of Asymmetrical Nine-Level Cascaded Hybrid Bridge Multilevel

Inverter," 2021 IEEE 1st International Maghreb Meeting of the

Conference on Sciences and Techniques of Automatic Control and

Computer Engineering MI-STA, 2021, pp. 430-434, doi:

1109/MI-STA52233.2021.9464511.

Sheikh Tanzim Meraj, Nor Zaihar Yahaya, Kamrul Hasan, Ammar

Masaoud,A hybrid T-type (HT-type) multilevel inverter with

reduced components, Ain Shams Engineering Journal,Volume 12,

Issue 2,2021,Pages 1959-1971,ISSN 2090-4479.

P. Ponnusamy et al., "A New Multilevel Inverter Topology With

Reduced Power Components for Domestic Solar PV Applications,"

in IEEE Access, vol. 8, pp. 187483-187497, 2020, doi:

1109/ACCESS.2020.3030721.

B. Ganesh et al., "Implementation of Twenty seven level and Fifty

one level Inverter using constant voltage sources," 2019 IEEE

CHILEAN Conference on Electrical, Electronics Engineering,

Information and Communication Technologies (CHILECON),

, pp. 1-4, doi: 10.1109/CHILECON47746.2019.8987978.

M. D. Siddique, S. Mekhilef, N. M. Shah, A. Sarwar, A. Iqbal and

M. A. Memon, "A New Multilevel Inverter Topology With Reduce

Switch Count," in IEEE Access, vol. 7, pp. 58584-58594, 2019.

M. D. Siddique, S. Mekhilef, N. M. Shah and M. A. Memon,

"Optimal Design of a New Cascaded Multilevel Inverter Topology

With Reduced Switch Count," in IEEE Access, vol. 7, pp. 24498-

, 2019, doi: 10.1109/ACCESS.2019.2890872.

E. Samadaei, S. A. Gholamian, A. Sheikholeslami and J. Adabi,

"An Envelope Type (E-Type) Module: Asymmetric Multilevel

Inverters With Reduced Components," in IEEE Transactions on

Industrial Electronics, vol. 63, no. 11, pp. 7148-7156, Nov. 2016,

doi: 10.1109/TIE.2016.2520913.

V. Loganathan, G. K. Srinivasan, and M. Rivera, “Realization of

Level Inverter Using Tri-State Architecture for Renewable

Energy Systems,” Energies, vol. 13, no. 24, p. 6627, Dec. 2020.

S. R. Khasim, D. C, S. Padmanaban, J. B. Holm-Nielsen and M.

Mitolo, "A Novel Asymmetrical 21-Level Inverter for Solar PV

Energy System With Reduced Switch Count," in IEEE Access, vol.

, pp. 11761-11775, 2021, doi: 10.1109/ACCESS.2021.3051039

Published
2021-12-15
How to Cite
P, V., Vijayaraja, L., & Kumar, S. (2021). 21 Level Asymmetric Inverter without Inversion Circuit with Reduced Switch Count. PREPARE@u® | IEI Conferences. https://doi.org/10.36375/prepare_u.iei.a189
Section
- 36.IEC | Electrical Engineering